

# MS-7A39 Ver:2.0

**CPU:**  
AMD AM4

**System Chipset:**  
Promontory A320  
(Value DIY or System Builder)

**Main Memory:**  
DDR IV \* 2 MAX:64 GB

**VRM**  
RT8894 3+2


**On Board Chipset:**  
LPC Super I/O --NCT6795  
LAN RTL8111H

Azalia CODEC - Realtek  
ALC887

**Expansion Slots:**  
From CPU  
PCI Express X16 Slot \* 1  
PCI Express X1 Slot \* 1  
PCI Express X1 Slot \* 1


**OCP IC:**  
UP6273


## FUSION BLOCK DIAGRAM







# AMD AM4

01 Block Diagram	36 CPU Power VDDP-RT8125E
02 Cover Sheet	37 CPU Power Connector/PWRGD
03 FM4 DDR4 I/F	38 CPU Power RT8894 3+2 Phase
04 AM4 PCIE/SATAE	39 CPU Power Phase 1-3
05 AM4 Display/Audio	40 CPU Power NB Phase 1-2
06 AM4 SVI/ACPI/GPIO	41 CPU Power NB Switch/NCT3933
07 AM4 LPC/SPI/USB/CLK/STRAP	42 UP6273 CURRENT SENSE
08 AM4 Power/RTC Power/ 09 AM4 GND	43 ATX/Front Panel
10,11 DDR4-DIMM CH-A/B	44 ALL LED Control
12,13 DDR4-POWER/GND	45 BOM Option
14 Promontory-PCIE/SATA/SATAE	46 RTC Circuit/Moat Cap
15 Promontory-USB/OC	47 History
16 Promontory-CLK/ACPI/GPIO	48 Power Sequence
17 Promontory-Power / 18 Promontory-GND	49 Power Delivery
19 PCIE X16(X1*2) SLOT	50 GPIO MAP
20 SIO NCT5565	
21 CPU/SYS FAN Control TYPE K	
22 LAN-RTL8111H	
23 / 24 Audio ALC887	
25 USB Rear PS2+USB2.0	
26 USB Rear LAN+USB3.1 GEN1	
27 USB Front Side	
28 SATA Connector	
29 DVI Connector	
30 DP to VGA ITE6516	
31 ACPI uPI-5VDIMM&3VSB	
32 PM-NB681-1.05V/GS7133-2.5V	
33 DDR PWR VPP25/VTM-MP2143	
34 DDR Power-RT8231AGQW	
35 CPU Power 1P8V-MP2147	












# Strapping Options




	LPCCLK0	LPCCLK1	SIO_LFRAME
PULL HIGH	LPC device Boot Fail Timer Enabled	Configured for Internal clock generator (Default)	SPI ROM (Default)
PULL LOW	LPC device Boot Fail Timer Disabled (Default)	Configured for External clock generator ?????	LPC ROM (Default)



	AGPIO3	SPI_CLK	SYSREST#
PULL HIGH	Enhanced Reset logic (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	Normal reset mode (Default)
PULL LOW	Traditional Reset logic	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	short reset mode




	RTCCLK
PULL HIGH	RTC Coin Battery is on board (Default)
PULL LOW	RTC Coin Battery is not on board




## SPI ROM (1.8V)

Layout: Place x'tal within 1.5 inch of APU




PLACE THESE COMPONENTS CLOSE TO U600, AND USE GROUND GUARD FOR 48M\_X1 AND 48M\_X2













A1



DIMM1 (CHANNEL-A) -A0  
ADDRESS = 0:0 [SA1:SA0]


6.43.46.51 SCLK0 >> SCLK0 R427 OR/4 SMB\_CLK\_DIMM >> SMB\_CLK\_DIMM 11  
6.43.46.51 SDATA0 >> SDATA0 R431 OR/4 SMB\_DATA\_DIMM >> SMB\_DATA\_DIMM 11


**MSI**  
Link to the Future  
**MICRO-START INT'L CO.,LTD.**

Title: **DDR4 DIMM CH-A**



Size: Custom  
Document Number: **MS-7A39**  
Rev: **2.0**

Date: Sunday, January 22, 2017 Sheet 10 of 55









DIMM SLOT PN BY SPEC



## DDR VREF


(place resistors close to DIMMs)








## DDR VREF









(place resistors close to DIMMs)














Co-lay GPP\_RSTN Reset for meet FCH sequence. See 55553.






## BOM OPTION



	FULL	
GPIO2	0	
GPIO3	0	
GPIO4	0	



Title <b>Promontory-CLK/ACPI/GPIO</b>		
Size Custom	Document Number <b>MS-7A39</b>	Rev <b>2.0</b>
Date: Sunday, January 22, 2017	Sheet 16	of 55





GND

PROMONTORY


# PCI EXPRESS x16 Slot

PCIEX1 12V 0.5A  
3.3V weak 375mA



PCI Express x16 Slot	
+12V	- 5.5 A
+VCC3	- 3A
+3V3_S5 (wake)	- 375mA
+3V3_S5 (no wake)	- 20mA

## SMBus separate circuit



**MICRO-START INT'L CO.,LTD.**

Title: **PCIe X16(X1\*2) SLOT**

Size: Custom

Document Number: **MS-7A39**

Date: Sunday, January 22, 2017


Sheet: 19 of 55

Rev: **2.0**

# M.2 Connector


3.3V@2.5A

H: PCIE0  
L: SATA



3.3V@





SIO\_3VA

R759 47K1/4 FADING\_LED

DSW\_EN R830 X OR/4 >> USB\_MODE 36

AMDPWR\_EN R755 OR/4

### POWER ON STRAPPING PIN FOR NCT6793/6795

PIN	6793/6795 NAME	Circuit NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TEST1MODE_EN	TEST1MODE	DISABLE TEST1MODE	ENABLE TEST1MODE	LRESET
15	6793 test point 6795 DDR4_EN	6793 test point 6795 DDR4_EN	6793 NA 6795 Disable	6793 NA 6795 Enable	
27	6793 DDR4_EN 6795 ESPI_EN	A20GATE	6793 Disable 6795 Disable	6793 Enable 6795 Enable	
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	6793 TESTMOD2_EN 6795 FANOUT_DEF_EN	DTRA#	6793 disable 6795 default 50%	6793 Enable 6795 default 100%	INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80	LRESET
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	INTERNAL RSMRST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD PWR SEQ	ENABLE AMD PWR SEQ	INTERNAL RSMRST
103	TESTMODE_EN	WDT#	DISABLE TESTMODE	ENABLE TESTMODE	INTERNAL RSMRST

**Note:**  
If PIN34 strapping low, BIOS must programming LPT or GPIO

SIO\_3VA

R841 1K1/4 RTS#

R840 X 680R/4

R843 X 1K1/4 DSW\_EN

R822 680R/4

R769 X 1K1/4 AMDPWR\_EN

R765 680R/4

R855 1K1/4 SOUTA

R834 X 680R/4

PAD\_CAP

R958 X 680R/4

C974 C4.7u10X6

Co-Lay NCT6795

(PIN9) (RTSB#) 80 ENA 0=Disable 1=Enable

(PIN10) (DTRB#) 80 ENB 0=Disable 1=Enable

(PIN32) (DTRA#) FANOUT 0=50% 1=100%

(PIN12) TEST\_MODE EN1 0=Disable 1=Enable

(PIN103) TEST\_MODE\_EN0 0=Disable 1=Enable

(PIN27) ESPI\_EN0 0=LPC 1=ESPI

(PIN15) DDR4\_EN 0=Disable 1=Enable

SIO\_3VA

R772 1K1/4 DDR4\_EN

R778 X 1K1/4

R805 1K1/4

R766 X 1K1/4 RTSB#

R771 680R/4

R770 X 1K1/4 DTRB#

R777 680R/4

R821 1K1/4 DTRA#

R829 X 680R/4

TEST1MODE R783 680R/4

TESTMODE R744 680R/4

SIO\_3VA

R545 10K1%1/4 SIO\_LED\_R

R790 X 100K1/4

SIO\_3VA

R546 X 10K1%1/4 SIO\_LED\_G

R789 100K1/4

SIO\_3VA

R548 X 10K1%1/4 SIO\_LED\_B

R791 100K1/4

**3V Analog Power**

Closed PIN108

C712 C0.1u16X4

C709 C10u6.3X6

Closed PIN99

C717 C1u6.3X4

C749 C0.1u16X4

C748 C10u6.3X6

Closed PIN24,108

C747 C0.1u16X4

C751 X\_C10u6.3X6

**MSI**

Link to the Future

**MICRO-START INT'L CO.,LTD.**

Title: **SIO NCT5565**

Size: **MS-7A39**

Document Number: **MS-7A39**

Date: Sunday, January 22, 2017 Sheet 21 of 55

# HW Monitor - Voltage




Inform BIOS disable VIN2 with Power Fault




VCCP\_NB VCCP\_NB CPU\_VDDP CPU\_VDDP1 VCORE VCORE VCC\_DDR VCC\_DDR

# COM PORT






# Thermal Monitor


For CPU Under Socket




For System Close to SIO




# CPU RST



# PROM RESET




# PARALLAL PORT




Title			SIO NCT6793D
Size	Document Number	Rev	
Custom	MS-7A39	2.0	
Date:	Sunday, January 22, 2017	Sheet	22 of 55


5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

 <b>MICRO-START INTL CO.,LTD.</b>		
Title <b>Manual parts</b>		
Size	Document Number	Rev
Custom	<b>MS-7A39</b>	<b>2.0</b>
Date:	Sunday, January 22, 2017	Sheet 23 of 55


TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE  
2.GPIO バイオス伝 PWM/DC MODE




Resever For FIX DC or PWM MODE USE By PM SPEC



Resever For FIX DC or PWM MODE USE By PM SPEC





Resever For FIX DC or PWM MODE USE By PM SPEC



GPIO Control

	MODE (PIN7)
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI (Floating)



Internall pull up 1.65V



GPIO Control

	MODE (PIN7)
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI (Floating)


Internall pull up 1.65V




GPIO Control

	MODE (PIN7)
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI (Floating)


Internall pull up 1.65V



RTL8111G/RTL8111H Giga LAN



8111G:MAX: 244mA  
8111H:MAX:177.57mA








8111G POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15

8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15





MSI  
Link to the Future

**MICRO-START INT'L CO.,LTD.**

Title

Size

Date:

LAN-RTL8111H

Custom

Sunday, January 22, 2017

Document Number







MS-7A39

Sheet 25 of 55

Rev

2.0

Type B:  
ALC892/887






# **Rear Line OUT De-POP circuit**

De-pop circuit for Rear Line out & Front Headphone out)

2014.09.15






Digital



Analog




厂代 LED



**PS2+USB**









## USB Power














# USB3.1 GEN1

VR Sloution U2 redriver




## LAN+USB









Front USB2.0



Front USB3.1 GEN1






SATA Connector







VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)



**Note:**  
If connect to eDP port, must confirm whether it support hot plug detection HPD and re-auxtraining



**add D-sub function 0225**



**change power net (0301)**


**remove 3.3V-to-5V level shifter (0301)**

**PIN 5 NC**

**20160525**

**PIN 5 NC**

**20160525**



**100 ohm change to 22 ohm (0301)**


**Vendor suggest 22ohm for better I2C quality**

**DVI\_PRO**


**X\_DVI\_APRO**




## 5VDIMM FOR DDR




5VDUAL For 3VSB CPU 1.8V VDDP



SIO\_3VA



### 3VSB cost down



### 3VSB cost down

3.3V@1.4959A


**1.05V@0.05A**

VDDBT\_RTC\_54100\_074

FCH@0.07A  
CPU@0.25A

PCIE\*3 @1.125A

### USB TYPE-C @0.9mA




FOR Promontory 1.05V\_S0

1.05V  
S0:5.5A  
S5:0.05A

support OV=>NB685  
not support OV=> NB681

IMAX 10A  
ILIMIT=10A~12A  
IOC=ILIMIT+40%\*IMAX/2=12A~14A.

0.7776uH≤L≤1.1664uH




FOR Promontory 1.05V\_S5




0.05A

Promontory-2.5V

2.5V; 900mA



# 2DIMM :1.12A FOR DDR VPP2.5V




**DDR4\_1.2V 15.5A+4.75A+0.6A=20.85A**  
**15.5A FOR CPU**  
**4.75A FOR 2DIMM**  
**0.3\*2=0.6A FOR DDR VTT**  
**OCP = 7.925A\*1.5=11.8875A**  
**Current limit= 110K(R178)\*5uA/10/4mohm)=33A**

$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$   
**VCCDDR:**  
 $D = V_{out}/V_{in} = 1.2/5 = 0.24$   
 $N = \text{Phase number} = 1$   
 $= 20.85A * \sqrt{0.24 - 0.0576}$   
 $= 5.21A$



**OCP:27.5A**  
**I<sub>max</sub>: 20.85A**

VID	Reference Voltage (V)
H	0.675
L	0.75











## ALL POWER GOOD MUX




S0 PG











S5 PG



## VRM\_Enable circuit







		BOOT VOLTAGE
SVC	SVD	Pre_PWROK Metal VID
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8







```
SET1 control ICCMAX,OCP setting
SET2 control Internal compensation
```

```
VCORE IccMAX: 125A =>OCP=>140A
VCC_NB IccMAX: 75A =>OCP=> 95A
```

VCORE 95W TDC:80A EDC:125A  
VCORE 65W TDC:65A EDC:95A



VCCP\_NB 95W TDC:50A EDC:75A  
VCCP\_NB 65W TDC:50A EDC:75A




FOR VCCP\_SOC\_S5  
0.9A


TYPE0 Only

S5\_MUX\_CTRL  
HIGH:S0  
LOW: S3/S5


H: +VDDCR\_FCH ALW will track VDDNB  
L: If VDDCR\_SOC<0.775V (OR 0.85V),VDDCR\_SOC\_S5 =0.775V.  
If VDDCR\_SOC >= 0.775V (OR 0.85V) , VDDCR\_SOC\_S5 will track VDDCR\_NB



(VDDCR\_SOC\_S5 is only used for AMD Family 15h Models 60h-6Fh processors) Bristol Ridge TYPE0




Over Voltage Control IC



UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

**MICRO-START INT'L CO.,LTD.**

Title  
**CPU Power NB Switch / NCT3933 OV**




Size Custom	Document Number <b>MS-7A39</b>	Rev <b>2.0</b>
----------------	-----------------------------------	-------------------

Date: Sunday, January 22, 2017 Sheet 46 of 55

# uP6273 CURRENT SENSE

VCORE EDC MAC 125A

NB EDC MAX75A




## CPU POWER CONNECTOR

# uP6273 CURRENT SENSE

VCORE EDC MAC 125A


NB EDC MAX75A









## LED Control by SIO




## EZ Debug LED




2016.07.06 Use TPS25944L



## DDR LED REMOVE




## PCI Express LED Control remove




LED	x16	x8	x4
PCIE2	Red	White	White


GPIO LED	EGPIO95	EGPIO96
獺	GPO PO HIGH	GPO PO HIGH
防	GPI (default LOW)	GPI (default LOW)

## AM4 APU Detect LED Circuit





Bottom LED




 <b>MSI</b> <i>Link to the Future</i>				<b>MICRO-START INT'L CO.,LTD.</b>			
<b>Title</b> <b>ALL LED Control</b>							
<b>Size</b> Custom		<b>Document Number</b> <b>MS-7A39</b>				<b>Rev</b> <b>2.0</b>	
<b>Date:</b> Sunday, January 22, 2017		<b>Sheet</b> 49		<b>of</b> 55			

HEAT SINK




CPU Socket



RETENTION MODULE

Simulation



MANUAL PART

- HDMI\_LA1

Y01-RHDMI03-000

SSE\_LA1

X\_Y02-MA00101-SSE

XSP\_LA1

Y02-MA00401-XSP

CFOS\_LA1

Y02-MU00170-CFO
- MKT2

G51-M1SPK3T-Q13

MKT1

G51-M1SPK3T-Q13

BIOS\_LABEL

G51-M1SPXXX-A09



PCB1

7A36-0A



PR0-07A360A-E48, 腳 吹 鄰 紅 (MSIS)

PR0-07A360A-G37, 弘 8- 實 , 腳 吹 鄰 紅 (MSIS)

BAT1\_X1

BAT-CR2032-RH

Optics Orientation Holes




OPT	Configure	BOM	Function
		601-7A36-A01	XXXX

**MICRO-START INTL CO.,LTD.**


Title: **BOM OPTION**

Size	Document Number	Rev
Custom	<b>MS-7A39</b>	<b>2.0</b>

Date: Tuesday, January 24, 2017 Sheet 50 of 55



## Moat Cap



## RTC & Clear CMOS Circuit

